Abstract-The measurement of electrical impedance is used in a plethora of biomedical applications. The most common technique used is synchronous demodulation, which provides the real and imaginary parts of the impedance. However, in practice, the method requires elaborate calibration and matching between the injection and monitoring stages. This paper presents the integrated realization of an alternative method that is less intricate to implement. The circuit was fabricated in a 0.35-µm CMOS technology, occupies an active area of 0.4 mm 2 , and dissipates about 21 mW of power from ±2.5 V supplies. The chip was used to measure equivalent RC circuits of the electrodetissue interface over the frequency range of 100 Hz to 100 kHz, showing good correlation with the theoretical results.
I. INTRODUCTION
T HE measurement of impedance over a frequency range, also known as electrical impedance spectroscopy (EIS) is used in a plethora of applications including bioimpedance analysis [1] and impedance cardiography [2] e.g., for patients undergoing dialysis and stroke patients, respectively. It has also been used in rat kidney ischemia monitoring [3] , atherosclerotic lesion differentiation [4] , prostate biopsies [5] and sciatic nerve injury monitoring [6] . EIS is also used in labon-a-chip biosensing applications for the detection of proteins, single-stranded DNA hybridization [7] , common allergens [8] , single cancer cell characterization [9] and monitoring the activity of specific cell-membrane ion channels [10] . All the above referenced papers have a typical bandwidth of interest up to 100 kHz. Other applications of interest include electrical impedance tomography (EIT) [11] and impedance flow cytometry [12] .
Impedance measuring (or impedimetric) systems commonly employ measurements of ac voltage following the injection of a constant amplitude ac current (galvanostatic measurement) adhering to medical safety limits [13] . Alternatively, a voltage can be applied and the injected current measured (potentiostatic measurement), as often done in biosensor applications [7] - [10] , [12] . However, voltage output bio-interfacing is considered less safe, as the risk of tissue damage is higher [14] , since there is no control over the current injected, because the load is not constant. Our research interest lies in the development of custom integrated circuits (ICs) for EIS and EIT systems. Using custom IC implementations offers the opportunity to overcome some of the dominant instrumentation issues degrading performance in common techniques (see below), and it allows for portable and lab-on-a-chip realizations.
The most common impedimetric technique is synchronous detection (SD), see Fig. 1 for a tetrapolar electrode system. A voltage controlled current source (VCCS) injects an ac current of constant amplitude between one pair of electrodes. Preamplified by an instrumentation amplifier (IA), the measured potential across the other pair of electrodes is multiplied with a signal in-phase with the injected current and then lowpass filtered to obtain a dc level corresponding to the real part of the impedance. Similarly, multiplication with a 90°shifted signal provides the imaginary part. The main advantage of the technique is that it "locks" to the carrier frequency, without the use of band-pass filters.
However, in practice the method suffers from matching, offset and synchronization errors. Matching issues are important when two or more channels are used for simultaneous real and imaginary measurements and/or in multifrequency systems. IC implementations are far superior in eliminating such errors. Inherent dc offsets at the output stages are also particularly detrimental as the outputs of SD are dc voltages. The integrated solutions in [15] and [16] (twofrequency system) employed chopping to remove the dc offsets and utilized switching modulators/demodulators to perform both the SD and the chopping functions.
The greatest source of error in the SD method is related to the need for precise synchronization between the injecting and measuring stages. The signals are generated, for example, using quadrature oscillators and then fed (through a summing amplifier in multifrequency systems) into a high output impedance VCCS. The demodulation signals are square waves generated by comparators from the oscillator outputs. All of these blocks introduce different delays (time and phase). Thus, phase errors between the demodulation carriers and the injected signal (or signals) are very difficult to avoid resulting to an erroneous dc component in both real and imaginary outputs, which can be particularly detrimental in swept or multifrequency applications as it differs in value for different carrier frequencies. Some correction can be provided through additional phase shifting circuitry, at the expense of an increase in complexity. However, this would usually be placed prior to the summing amplifier at the signal path and after the comparators at the demodulation path, hence failing to take the summer and VCCS phase contributions in consideration.
Another method for measuring impedance is synchronous sampling (SS) [17] , [18] , where sampling of the measured signal at the time when the injected signal peaks and crosses zero allows the calculation of the real and imaginary parts (see Fig. 2 ). Offsets can be eliminated by averaging the samples of both positive and negative half-cycles and multifrequency realizations can be implemented without the use of band-pass filters [18] , similarly to SD. However, the implementation of SS can be very challenging especially for high frequencies [17] as it requires very precise sampling timing and, as with SD, synchronization is a major degrading factor for both real and imaginary values.
Solutions to these synchronization limitations require appreciable increase in circuit complexity. Thus, in order to increase measurement accuracy, it is desirable to adopt circuit topologies that do not suffer from such issues.
In [19] - [22] the measurement of magnitude and phase has been proposed as an alternative to the above mentioned techniques. In [19] a discrete component magnitude/phase measurement system was presented using a gain-phase detector AD8302 IC from Analog Devices. The system performs division using log-domain subtraction of the injected signal across a known resistor minus the measured signal to extract the magnitude. A custom IC version of this system was proposed in [20] . If the VCCS was custom-designed with high output impedance, complexity would be reduced as the amplitude of the injected current would remain constant throughout the bandwidth and the amplitude range applied, eliminating the need for the division of the two voltages. In this case, the calculation of the impedance magnitude would be independent from the source signal. In [21] the magnitude was found through a peak detector. While in [20] the voltage offsets of the logarithmic stage are considered, as in [21] the offsets associated with the IA are ignored. In [20] phase was measured using an XNOR gate, while in [21] , [22] square wave versions of the injected and measured signals were fed into an XOR gate. The calculation of the impedance phase still requires an in-phase reference easily generated on the measurement side through a sense resistor. Even though this resembles the in-phase demodulation carrier in SD and SS techniques, the reference signal in this case does not need to be fed to a phase shifter at the signal path to correct the systematic phase errors. Therefore, complexity is greatly reduced relative to these methods.
In this paper we describe a new magnitude/phase measurement system for EIS biosensing applications, where a single frequency at a time is applied. The system avoids synchronization issues and eliminates IA offset errors not addressed in the aforementioned realizations. The paper presents an integrated solution based on the principles of the discrete system presented in [22] . The system serves as a proof-ofconcept and its current realization operates up to a frequency of 100 kHz, useful for a plethora of applications such as the ones in [1] - [10] . The remaining sections of the paper are organized as follows. Section II describes the proposed magnitude/phase measurement system and the basic equations relating the measured signals to the impedance being measured. Section III describes the circuits of the individual system blocks. Section IV presents measured impedance magnitude/phase responses of an electrode-tissue interface RC equivalent circuit, obtained using the fabricated chips. The conclusion of Section V completes the paper.
II. NEW MAGNITUDE/PHASE MEASUREMENT SYSTEM
The schematic diagram of Fig. 3 shows the proposed magnitude/phase measurement system, which utilizes fully differential signaling throughout.
The potential differences across the unknown impedance and the known current-sense resistor (R Isense ) are measured by two IAs and then converted into square waves using two clockless comparators. An XOR gate then produces a pulse signal, with the pulse width representing the phase delay introduced by the unknown impedance at that particular frequency. Since the same on-chip IAs and comparators are used, any delays imposed on the signals are matched and thus no error in the phase calculation occurs, provided that the gain settings of the IAs are the same. Two XOR gates are used in order to produce a differential signal. This is subsequently applied to a G m -C integrator. Depending on the phase difference between the signals, the duty cycle of the XOR output will not always be 50%, leading to unequal charging and discharging of the integrator capacitor. Thus, in order to produce a symmetrical signal that will not reach the power supplies and saturate, a switch is placed across the capacitor, driven by one of the XOR outputs, thus synchronously discharging the capacitor at the end of every pulse. In this way a sawtooth wave is generated, the peak of which is proportional to the pulse duration and thus the phase. The measured signal has already been converted into a square wave for the calculation of the phase of the measured impedance. This can be used as the clock required by a switch modulator for synchronously rectifying the measured signal. This is then low-pass filtered to obtain the full-wave rectified signal dc average voltage. The phase ( ) of the unknown impedance from the output of the phase detector is calculated by
where t is the pulse width and f is the frequency of the applied signal. If this is low-pass filtered, then the output of the filter is equal to
and if it is integrated, the output (peak value) of the integrator can be found by
where V DD is the positive supply voltage (2.5 V) and τ int is the time constant of the integrator. The magnitude (M) of the unknown impedance is calculated from:
where V DC is the filter output, A v is the IA gain and I is the amplitude of the injected current. The fundamental difference between the proposed topology and those in [19] - [21] is that the magnitude is obtained through multiplication. In practice, the IA has a dc offset voltage. Thus, each output from the fully differential IA will have a dc level, which will be different between them. Because of the multiplication, this dc offset of the IA output signal is modulated from dc to the frequency of the injected signal, while the sinusoidal part of the output, similarly to SD, is in this way "locked-in" and demodulated to dc. If we consider the multiplication of the sine-wave output of the IA of angular frequency ω, amplitude V o and a dc offset component B, with a square wave of the same frequency and an amplitude equal to unity and expand the square wave up to its first three components, then the product (V out ) is equal to (5) As it can be seen from (5), the dc offset component has been modulated to the odd harmonics of the injected signal. Both even and odd harmonics can be removed by the low-pass filter. In practice, a switch modulator is used instead of a multiplier. The inherent dc offsets at the outputs of the IA and the demodulator are eliminated by full-wave rectification of each of the single ended parts of the fully differential architecture. The difference of the differential modulator outputs effectively cancels out the dc component. The synchronous rectifier is comprised of elements which do not introduce any dc offsets. However, this advantage comes with the expense of needing a high-speed comparator. The delay of the comparator will introduce an error in the calculation of the magnitude. To illustrate this in a simple manner we can examine the same multiplication as in (5), by ignoring B and all the harmonics of the square wave, only that now the square wave fundamental has an added phase delay, ϕ:
Comparing the dc components of (5) and (6), it is obvious that there is an additional gain factor of cos(ϕ), due to the delay of the comparator. This delay needs to be minimized. The IC design of the system of Fig. 3 used 0.35-μm CMOS technology (austriamicrosystems C35) with 5 V transistors 
III. SYSTEM BLOCKS

A. Instrumentation Amplifier (IA)
The IA in Fig. 4 (a) uses a current feedback topology for high common-mode rejection ratio (CMRR) performance [23] , [24] suitable for bioimpedance instrumentation. It is comprised of an input transconductance stage and two copies of the output transimpedance stage in order to make it fully differential. High-swing cascode current mirrors and a CMOS neutralization capacitor (not shown) are used in order to enhance the CMRR (measured 90 dB at 2 MHz [24] ). Its gain is set by the ratio of two integrated resistors (R F and R S ). Voltage gains of 10, 75, 140 and 200 can be programmed through switches using a 2-bit digital word. The IA is biased by a 40 μA dc current.
B. Comparator
The delay of the comparator is important for the synchronous rectifier part of the system and needs to be very small. The comparator design is a clockless continuous-time multistep comparator. As discussed in [25] , [26] , dividing the total gain required for a specific resolution between n stages, results to less propagation delay than a single high gain stage. However, there is an optimum number of stages (N opt ) that minimizes the delay for a certain resolution and gain. For a split 5 V = 2E OH supply, by setting a resolution ( d ) of 25 mV > 10 −3 E OH , and according to [25] 
the required number of amplification stages is approximately equal to six and the gain per stage is 2.2. The gain-stage used was a simple differential pair with diode connected loads [ Fig. 4(b) ]. The output nodes are of relatively low impedance, the diode transistors control the output dc voltage and thus this topology does not need common-mode feedback (CMFB) [26] . The gain of this circuit is simply equal to the ratio of the transconductances of the N-type to the P-type transistors. This is independent of bias current and depends only on the device dimensions and the N and P mobilities. For high speed and a set voltage gain, the ratio of the input pair transconductance (or equivalently of the diode connected load transconductance) to the load capacitance is important and has to be maximized. There is a trade-off between transconductance increase via device dimensions and load capacitance. Increasing the aspect ratio of the input pair will increase the drain-bulk capacitance, while increasing the diode-connected load dimensions will increase the gate area of these transistors and thus also the capacitance. Furthermore, since this is a multistep topology, the input pair transistors of a stage are also loads to the previous stage. This is another reason why the dimensions of the input pair transistors need to stay small. Thus, the power efficiency was sacrificed in order to increase the transconductances without increasing parasitic capacitances by keeping transistor dimensions small.
Digital buffers, i.e., push-pull inverters, need to be used at the end of the amplifier chain in order to convert the amplified signal into the required digital levels, since the inverter has a rail-to-rail output swing. They are also used in order to increase the current driving capability without sacrificing speed and slew-rate; thus they should not load the previous stage. A chain of two push-pull inverters follows the amplifier chain.
Each stage of the comparator has a −3 dB bandwidth of about 456 MHz. Simulations indicated that the nominal delay of the comparator is only about 3 ns. Thus, using (1) and (6) the magnitude gain factor error due to the delay of the comparator is, for example, at 1 MHz equal to 0.999.
C. Switch Modulator
This type of switch modulator [ Fig. 5(d) ] is extensively used in chopping offset compensation techniques and it has also been used in SD systems [15] , [16] . By inputting a differential signal and by driving the switches by square waves of the same frequency and phase, the modulator combines the positive halfcycles together and does the same for the negative ones, thus producing a differential full-wave rectified signal. 
D. Phase Detector
The phase detector is implemented by a simple AND-ORinvert (AOI) logic XOR gate [ Fig. 4(c) ] designed according to [27] . XOR gates are capable of detecting phase differences between 0°and 90°, what one would expect from impedances with a capacitive reactance component, which is usually the case in biomedical applications. Alternatively, the switch modulator used for the synchronous rectifier, described in the previous subsection, could have been used to implement the phase detector. 
E. G m -C Integrator
The use of operational transconductance amplifiers (OTAs) for realizing integrators and filters is well established. Their open-loop operation, however, leads to increased distortion. Thus, over the years many different linearization techniques have been proposed in order to reduce the harmonic content of the OTA output signals. One such technique [ Fig. 5(a) ] is that discussed in [28] . It belongs to the family of nonlinear term cancellation techniques.
The linear range of a simple long-tail differential pair, i.e., the range of input voltages, which results in a proportional change of output current, depends on the overdrive voltage of the input pair transistors. The larger this is, the larger the input linear range. This is a function of current and device dimensions. Thus, there is a tradeoff between these two factors. According to [28] , the closer the tail currents of the differential pairs, the better the nonlinear term cancellation, leading, however, to larger reduction of transconductance. In order to obtain a very large time constant, a very small transconductance is required. The two differential pairs of Fig. 5(a) used tail currents of 10 μA and 8 μA. Additional transconductance reduction can be achieved by using a doublebalanced OTA topology and using the PMOS mirrors to divide the current flowing in the output branches (in order not to affect the input linear range or the linearization) and to obtain a differential output signal.
An OTA is a VCCS, thus, ideally it has infinite output impedance. As a result, the ac response of an ideal integrator has a dominant pole at dc with an infinite gain and a constant phase of 90°. Due to the very small transconductance, the output resistance of the OTA needs to be increased. This is achieved by using simple cascode NMOS and PMOS current mirrors at the output branches. Simple triode-transistor CMFB was used as proposed in [29] in order to stabilize the commonmode output dc level to the mid-supply level of 0 V. The OTA of Fig. 5 (a) was used to implement both the biquadratic filter of Fig. 5(b) and the integrator of Fig. 5(c) . A chain of two biquads was used to implement a fourth-order low-pass filter.
IV. MEASURED RESULTS
The chip microphotograph is shown in Fig. 6 with the various system blocks marked. The blocks occupy a silicon area of approximately 0.4 mm 2 . The chip operates with ±2.5 V power supplies and consumes about 21 mW of power. The chip was mounted on a printed circuit board and tested with different RC loads. In total five chips were tested with all samples working.
As an example to evaluate the performance of the system, the equivalent circuit proposed in [30] of the electrode/tissue impedance was used as the impedance to be measured from 100 Hz to 100 kHz. It consists of a 200 resistor in series with the parallel combination of 45 nF capacitor and a 5 k resistor. Two 3.9 k resistors were used on either side of the equivalent circuit as current sense resistors. A commercial Keithley 6220 ac current source was used to inject a 46 μA current to the equivalent circuit. Fig. 7 shows oscilloscope traces obtained experimentally using a fabricated chip at 1 kHz. The differential peak output voltage is twice that shown in Fig. 7(a) (i.e., 1.4 V). Assuming a gain of A v = 10 V/V and ignoring the π/2 factor due to the averaging of the filter, from (4) the magnitude of the impedance is M = 3043.5 . The phase is calculated from Fig. 7(b) and (c) where t = 143.7 μs. From (3) for V DD = 2.5 V and τ int ≈ 1.62 ms, V int =221 mV. From (1) ≈ 52°. Fig. 8 shows the measured magnitude and phase of the load obtained from the five chips over the bandwidth of 100 Hz to 100 kHz. The measurements show good agreement with the theoretical magnitude and phase results. Table I summarizes the performance of the chip showing also the standard deviation between the different chips.
V. CONCLUSION
Commonly used EIS methods like SD and SS suffer from inherent synchronization issues. Magnitude/phase measurement is a promising alternative. The proposed system can alleviate some of the synchronization and offset limitations associated with these other systems. A CMOS integrated magnitude/phase impedimetric chip has been presented as a proof-of-concept. The experimental results obtained using this IC implementation showed good correlation with theoretical results in measuring the impedance of an equivalent RC circuit. The current implementation operates accurately up to 100 kHz. However, the architecture could be adapted to operate over a wider bandwidth, by high-frequency optimization of the individual circuit blocks. The OTA topology for the filter can be improved using a separate CMFB circuit and combining these in common nodes of the filter topology as discussed in [31] . The second capacitor nodes of the biquad filter implemented [ Fig. 5(b) ] have a bandpass characteristic. A multifrequency version of the system could be implemented by including such bandpass filters following the IAs. In such a scenario the ac current source can be driven by multifrequency signals such as the ones reviewed in [32] .
